Testing sandbox version

edit

{{Infobox CPU/sandbox}}

MOS Technology 6502
A MOS 6502 processor in a DIP-40 plastic package. The four-digit date code indicates it was made in the 45th week of 1985
General information
Launched1975; 49 years ago (1975)
Common manufacturer(s)
Performance
Max. CPU clock rate1 MHz to 2 MHz
Data width8
Address width16
Architecture and classification
Instruction setMOS 6502
Instructions56
Physical specifications
Package(s)
Infobox CPU/testcases
An Intel A80286-8 processor with a gray ceramic heat spreader
General information
LaunchedFebruary 1982
Discontinued1991[1]
Common manufacturer(s)
Performance
Max. CPU clock rate4 MHz to 25 MHz
FSB speeds4 MHz to 25 MHz
Data width16 bits
Address width24 bits
Architecture and classification
Technology node1.5 µm[2]
Instruction setx86-16 (with MMU)
Physical specifications
Transistors
Co-processorIntel 80287
Package(s)
Socket(s)
  • PGA68
  • PLCC-68
  • LCC-68
History
Predecessor8086, 8088 (while 80186 was contemporary)
SuccessorIntel 80386
Support status
Unsupported
Pentium (i586)
General information
LaunchedMarch 22, 1993
DiscontinuedJuly 15, 1999[4][better source needed]
Performance
Max. CPU clock rate60–300 MHz
FSB speeds50–66 MHz
Cache
L1 cache16–32 KiB
Architecture and classification
MicroarchitectureP5
Instruction setIA-32
Extensions
Physical specifications
Transistors
  • 3.1M 0.8 μm (P5)
  • 3.2M 0.6 μm (P54C)
  • 3.3M 350 nm (P54CS)
  • 4.5M 350 nm (P55C)
Cores
  • 1
Socket(s)
Products, models, variants
Model(s)
  • Pentium series
  • Pentium OverDrive series
  • Pentium MMX series
History
Predecessori486
SuccessorP6, Pentium II
Support status
Unsupported
P6
Die shot of Deschutes core
General information
LaunchedNovember 1, 1995; 29 years ago (November 1, 1995)
Performance
Max. CPU clock rate150[5] MHz to 1.40 GHz
FSB speeds66 MHz to 133 MHz
Cache
L1 cachePentium Pro: 16 KB (8 KB I cache + 8 KB D cache)
Pentium II/III: 32 KB (16 KB I cache + 16 KB D cache)
L2 cache128 KB to 512 KB
256 KB to 2048 KB (Xeon)
Architecture and classification
MicroarchitectureP6
Instruction setx86
Extensions
  • MMX (Pentium II/III)
    SSE (Pentium III)
Physical specifications
Transistors
Cores
  • 1
Socket(s)
Products, models, variants
Model(s)
  • Celeron Series
  • Pentium II Series
  • Pentium III Series
  • Pentium Pro Series
  • Pentium II Xeon Series
  • Pentium III Xeon Series
Variant(s)
  • Pentium M
  • Enhanced Pentium M
History
PredecessorP5
SuccessorNetBurst, Pentium M
Support status
Unsupported
P6 Pentium M
General information
LaunchedMarch 12, 2003
Performance
Max. CPU clock rate600 MHz to 2.26 GHz
FSB speeds400 MT/s to 533 MT/s
Cache
L1 cache64KB (32 KB I Cache + 32 KB D cache)
L2 cache512 KB to 2048 KB
Architecture and classification
MicroarchitectureP6
Instruction setx86
Extensions
Physical specifications
Transistors
Cores
  • 1
Socket(s)
Products, models, variants
Model(s)
  • A100 Series
  • EP80579 Series
  • Celeron M Series
  • Pentium M Series
History
PredecessorNetBurst
SuccessorEnhanced Pentium M
Support status
Unsupported
P6 Enhanced Pentium M
General information
Launched2006
Performance
Max. CPU clock rate1.06 GHz to 2.33 GHz
FSB speeds533 MT/s to 667 MT/s
Cache
L1 cache64 KB
L2 cache1 MB to 2 MB
2 MB (Xeon)
Architecture and classification
MicroarchitectureP6
Instruction setx86
Extensions
Physical specifications
Transistors
Cores
  • 1-2
Socket(s)
Products, models, variants
Model(s)
  • Celeron M Series
  • Pentium Dual-Core Series
  • Core Solo Series
  • Core Duo Series
  • Xeon LV Series
History
PredecessorPentium M
SuccessorIntel Core
Support status
Unsupported
NetBurst
General information
LaunchedNovember 20, 2000; 24 years ago (November 20, 2000)
Performance
Max. CPU clock rate1.3 GHz to 3.8 GHz
FSB speeds400 MT/s to 1066 MT/s
Cache
L1 cache8 KB to 16 KB per core
L2 cache128 KB to 2048 KB
L3 cache4 MB to 16 MB shared
Architecture and classification
MicroarchitectureNetBurst
Instruction setx86 (IA-32), x86-64 (some)
Extensions
Physical specifications
Transistors
Cores
  • 1-2 (2-4 threads with HT)
Socket(s)
Products, models, variants
Model(s)
  • Celeron Series
  • Celeron D Series
  • Pentium 4 Series
  • Pentium D Series
  • Xeon Series
History
PredecessorP6
SuccessorIntel Core
IA-64
Intel Core
General information
LaunchedJune 26, 2006; 18 years ago (June 26, 2006) (Xeon)
July 27, 2006; 18 years ago (July 27, 2006) (Core 2)
Performance
Max. CPU clock rate933 MHz to 3.5 GHz
FSB speeds533 MT/s to 1600 MT/s
Cache
L1 cache64 KB per core
L2 cache0.5 to 6 MB per two cores
L3 cache8 MB to 16 MB shared (Xeon 7400)
Architecture and classification
Technology node65 nm to 45 nm
MicroarchitectureCore
Instruction setx86-64
Instructionsx86, x86-64
Extensions
Physical specifications
Transistors
Cores
  • 1–4 (2-6 Xeon)
Socket(s)
Products, models, variants
Model(s)
History
PredecessorNetBurst
Enhanced Pentium M (P6)
SuccessorPenryn (tick)
(a version of Core)
Nehalem (tock)
Support status
Unsupported
Penryn
General information
LaunchedNovember 2007; 17 years ago (November 2007)
Performance
Max. CPU clock rate1.06 GHz to 3.33 GHz
FSB speeds533 MT/s to 1600 MT/s
Cache
L1 cache64 KB per core
L2 cache1 MB to 12 MB unified
L3 cache8 MB to 16 MB shared (Xeon)
Architecture and classification
MicroarchitectureCore
Instruction setx86-64
Instructionsx86, x86-64
Extensions
Physical specifications
Transistors
Cores
  • 1-4 (2-6 Xeon)
Socket(s)
Products, models, variants
Model(s)
  • P6 Family (Celeron, Pentium, Pentium Dual-Core, Core 2 range, Xeon)
History
PredecessorCore
SuccessorNehalem
Support status
Unsupported
Nehalem
General information
LaunchedNovember 11, 2008; 16 years ago (November 11, 2008)
Performance
Max. CPU clock rate1.06 GHz to 3.33 GHz
QPI speeds4.80 GT/s to 6.40 GT/s
DMI speeds2.50 GT/s
Cache
L1 cache64 KB per core
L2 cache256 KB per core
L3 cache2 MB to 24 MB shared
Architecture and classification
Technology node45 nm
MicroarchitectureNehalem
Instruction setx86-64
Instructionsx86, x86-64
Extensions
Physical specifications
Transistors
Cores
  • 2-6 (4-8 Xeon)
Socket(s)
Products, models, variants
Model(s)
  • Pentium, Core, Core in and Xeon Series
History
PredecessorCore (tock)
Penryn (tick)
SuccessorWestmere (tick)
Sandy Bridge (tock)
Support status
Unsupported
Westmere
General information
LaunchedJanuary 7, 2010; 14 years ago (January 7, 2010)
Performance
Max. CPU clock rate1.06 GHz to 3.46 GHz
QPI speeds4.80 GT/s to 6.40 GT/s
DMI speeds2.50 GT/s
Cache
L1 cache64 KB per core
L2 cache256 KB per core
L3 cache2 MB to 30 MB shared
Architecture and classification
MicroarchitectureNehalem
Instruction setx86-64
InstructionsIA-32, x86-64
Extensions
Physical specifications
Transistors
Cores
  • 2-6 (4-10 Xeon)
GPU(s)533 MHz to 900 MHz
177M 45nm (K0)
Socket(s)
Products, models, variants
Model(s)
  • Core in, Xeon
History
PredecessorNehalem
SuccessorSandy Bridge
Support status
Unsupported
Sandy Bridge
General information
LaunchedJanuary 9, 2011; 13 years ago (January 9, 2011)
DiscontinuedSeptember 27, 2013 [6]
Product code80619 (extreme desktop)
80620 (server LGA1356)
80621 (server LGA2011)
80623 (desktop)
80627 (mobile)
Performance
Max. CPU clock rate1.60 GHz to 3.60 GHz
DMI speeds5.00 GT/s GT/s
Cache
L1 cache64 KB per core
L2 cache256 KB per core
L3 cache1 MB to 8 MB shared
10 MB to 15 MB (Extreme)
3 MB to 20 MB (Xeon)
Architecture and classification
MicroarchitectureSandy Bridge
Instruction setx86-64
Instructionsx86, x86-64
Extensions
Physical specifications
Transistors
Cores
  • 1–4 (4-6 Extreme, 2-8 Xeon)
GPU(s)HD Graphics
650 MHz to 1100 MHz
HD Graphics 2000
650 MHz to 1250 MHz
HD Graphics 3000
650 MHz to 1350 MHz
HD Graphics P3000
850 MHz to 1350 MHz
Socket(s)
Products, models, variants
Model(s)
History
PredecessorNehalem (Tock)
Westmere (Tick)
SuccessorIvy Bridge (Tick)
Haswell (Tock)
Support status
Unsupported
Ivy Bridge
Intel's internal Ivy Bridge logo[7]
General information
LaunchedApril 29, 2012; 12 years ago (April 29, 2012)
DiscontinuedJune 5, 2015; 9 years ago (June 5, 2015)
Marketed byIntel
Designed byIntel
Common manufacturer(s)
CPUID code0306A9h
Product code80633 (extreme desktop)
80634 (server LGA1356)
80635 (server E5 LGA2011)
80636 (server E7 LGA2011)
80637 (desktop)
80638 (mobile)
Performance
Max. CPU clock rate1.4 to 4.1 GHz
DMI speeds5.00 GT/s
Cache
L1 cache64 KB per core
L2 cache256 KB per core
L3 cache2 to 8 MB shared
Architecture and classification
Technology nodeIntel 22 nm
MicroarchitectureSandy Bridge
Instruction setx86-64
Instructionsx86, x86-64
Extensions
Physical specifications
Transistors
  • 2.104B
Cores
  • 2–4 (Mainstream)
    2–15 (Xeon)
GPU(s)HD Graphics 2500
650 to 1150 MHz
HD Graphics 4000
350 to 1300 MHz
HD Graphics P4000
650 to 1250 MHz
Socket(s)
Products, models, variants
Model(s)
Brand name(s)
History
PredecessorSandy Bridge (Tock)
SuccessorHaswell (Tock/Architecture)
Support status
Unsupported
Haswell
A Haswell wafer with several dies, with a pin for scale
General information
LaunchedJune 4, 2013; 11 years ago (June 4, 2013)
CPUID code0306C3h
Product code
Cache
L1 cache64 KB per core
L2 cache256 KB per core
L3 cache2–45 MB (shared)
L4 cache128 MB of eDRAM (Iris Pro models only)
Architecture and classification
Technology node22 nm (Tri-Gate)
MicroarchitectureHaswell
Instruction setx86-64
Instructionsx86, x86-64
Extensions
Physical specifications
Cores
    • 2–4 (mainstream)
    • 6–8 (enthusiast)
    • 2–18 (Xeon)
GPU(s)
  • HD Graphics 4200
  • HD Graphics 4400
  • HD Graphics 4600
  • HD Graphics 5000
  • Iris 5100
  • Iris Pro 5200
Socket(s)
Products, models, variants
Model(s)
    • Haswell
    • Haswell Refresh
    • Haswell-E
    • Haswell-EP
    • Haswell-EX
Brand name(s)
    • Core i3
    • Core i5
    • Core i7
    • Xeon E3 v3
    • Xeon E5 v3
    • Xeon E7 v3
    • Pentium
    • Celeron
History
PredecessorSandy Bridge (Tock)
Ivy Bridge (Tick)
SuccessorBroadwell (Tick/Process)
Skylake (Tock)
Support status
Unsupported
Broadwell
General information
LaunchedOctober 27, 2014; 10 years ago (October 27, 2014)
DiscontinuedNovember 2018[8]
CPUID code0306D4h
Product code
  • 80658 (mainstream desktop/mobile, Xeon E3)
  • 80660 (Xeon E5)
  • 80669 (Xeon E7)
  • 80671 (enthusiast desktop)
  • 80674 (Xeon D)
  • 80682 (Xeon D, Hewitt Lake)
Cache
L1 cache64 KB per core
L2 cache256 KB per core
L3 cache2-6 MB (shared)
L4 cache128 MB of eDRAM (Iris Pro models only)
Architecture and classification
Technology node14 nm (Tri-Gate)
MicroarchitectureHaswell
Instruction setx86-64
Instructionsx86, x86-64
Extensions
Physical specifications
Cores
    • 2–4 (mainstream)
    • 6–10 (enthusiast)
    • 4–24 (Xeon)
GPU(s)
  • HD 5300
  • HD 5500
  • HD 5700P
  • HD 6000
  • HD 6100
  • HD 6200
  • HD 6300P
  • HD Graphics
Socket(s)
Products, models, variants
Brand name(s)
History
Predecessor
SuccessorSkylake (Tock/Architecture)
Support status
Unsupported
Skylake
Intel Core i7-6700K with four physical cores
General information
LaunchedAugust 5, 2015; 9 years ago (August 5, 2015)
DiscontinuedMarch 4, 2019; 5 years ago (March 4, 2019) (desktop processors)
Marketed byIntel
Designed byIntel
Common manufacturer(s)
CPUID code0406e3h, 0506e3h
Product code
  • 80662 (mainstream and mobile Xeon E3)
  • 80673 (enthusiast and server)
Performance
Max. CPU clock rateUp to 4.5 GHz
Cache
L1 cache64 KB per core
L2 cache256 KB per core
(1 MB per core for Skylake-X)
L3 cacheUp to 2 MB per core
(1.375 MB per core for Skylake-X)
L4 cache128 MB of eDRAM (on select models)
Architecture and classification
Technology node14 nm bulk silicon 3D transistors (Tri-Gate)
MicroarchitectureSkylake
Instruction setx86-64
Instructionsx86-64 (Intel 64)
Extensions
Physical specifications
Cores
  • 2–28
Socket(s)
Products, models, variants
Brand name(s)
    • Core i3
    • Core i5
    • Core i7
    • Core i9
    • Core m3
    • Core m5
    • Core m7
    • Xeon
    • Celeron
    • Pentium
History
PredecessorBroadwell (Tick/Process)
Successor
Support status
Client: Legacy support for iGPU
Xeon E3: Legacy support for iGPU
Other Xeon: supported
Cannon Lake
General information
LaunchedMay 15, 2018; 6 years ago (May 15, 2018)
DiscontinuedFebruary 28, 2020; 4 years ago (February 28, 2020)
Marketed byIntel
Designed byIntel
Common manufacturer(s)
Performance
Max. CPU clock rate3.2 GHz
Cache
L1 cache64 KB per core
L2 cache256 KB per core
L3 cache2 MB per core
Architecture and classification
Technology nodeIntel 10 nm (tri-gate) transistors
MicroarchitecturePalm Cove
Instruction setx86-64
Instructionsx86-64, Intel 64
Extensions
Physical specifications
Cores
  • 2
GPU(s)Factory disabled
Socket(s)
  • BGA 1440
Products, models, variants
Brand name(s)
History
PredecessorDesktop: Coffee Lake (2nd optimization)
Kaby Lake Refresh (2nd optimization)
SuccessorIce Lake (architecture)
Support status
Legacy support for iGPU
Apple A11 Bionic
General information
LaunchedSeptember 12, 2017
Discontinuedpresent
Designed byApple Inc.
Common manufacturer(s)
Product codeAPL1W72
Max. CPU clock rateto 2.39 GHz 
Cache
L1 cache32 KB instruction, 32 KB data
L2 cache8 MB
L3 cachenone
Architecture and classification
ApplicationMobile
Technology node10 nm
MicroarchitectureARMv8‑A compatible
Instruction setA64
Physical specifications
Cores
  • 6
GPU(s)Apple-designed 3 core
Products, models, variants
Core name(s)
  • Monsoon
  • Mistral
Product code name(s)
  • test1
History
PredecessorApple A10 Fusion

Testing main template

edit

{{Infobox CPU}}

Infobox CPU/testcases
An Intel A80286-8 processor with a gray ceramic heat spreader
General information
LaunchedFebruary 1982
Discontinued1991[13]
Common manufacturer
Performance
Max. CPU clock rate4 MHz to 25 MHz
FSB speeds4 MHz to 25 MHz
Data width16 bits
Address width24 bits
Architecture and classification
Technology node1.5 µm[14]
Instruction setx86-16 (with MMU)
Physical specifications
Transistors
Co-processorIntel 80287
Packages
Sockets
  • PGA68
  • PLCC-68
  • LCC-68
History
Predecessors8086, 8088 (while 80186 was contemporary)
SuccessorIntel 80386
Support status
Unsupported
Pentium (i586)
General information
LaunchedMarch 22, 1993
DiscontinuedJuly 15, 1999[4][better source needed]
Performance
Max. CPU clock rate60–300 MHz
FSB speeds50–66 MHz
Cache
L1 cache16–32 KiB
Architecture and classification
MicroarchitectureP5
Instruction setIA-32
Extensions
Physical specifications
Transistors
  • 3.1M 0.8 μm (P5)
  • 3.2M 0.6 μm (P54C)
  • 3.3M 350 nm (P54CS)
  • 4.5M 350 nm (P55C)
Cores
  • 1
Sockets
Products, models, variants
Models
  • Pentium series
  • Pentium OverDrive series
  • Pentium MMX series
History
Predecessori486
SuccessorsP6, Pentium II
Support status
Unsupported
P6
Die shot of Deschutes core
General information
LaunchedNovember 1, 1995; 29 years ago (November 1, 1995)
Performance
Max. CPU clock rate150[16] MHz to 1.40 GHz
FSB speeds66 MHz to 133 MHz
Cache
L1 cachePentium Pro: 16 KB (8 KB I cache + 8 KB D cache)
Pentium II/III: 32 KB (16 KB I cache + 16 KB D cache)
L2 cache128 KB to 512 KB
256 KB to 2048 KB (Xeon)
Architecture and classification
MicroarchitectureP6
Instruction setx86
Extensions
  • MMX (Pentium II/III)
    SSE (Pentium III)
Physical specifications
Transistors
Cores
  • 1
Sockets
Products, models, variants
Models
  • Celeron Series
  • Pentium II Series
  • Pentium III Series
  • Pentium Pro Series
  • Pentium II Xeon Series
  • Pentium III Xeon Series
Variant
  • Pentium M
  • Enhanced Pentium M
History
PredecessorP5
SuccessorsNetBurst, Pentium M
Support status
Unsupported
P6 Pentium M
General information
LaunchedMarch 12, 2003
Performance
Max. CPU clock rate600 MHz to 2.26 GHz
FSB speeds400 MT/s to 533 MT/s
Cache
L1 cache64KB (32 KB I Cache + 32 KB D cache)
L2 cache512 KB to 2048 KB
Architecture and classification
MicroarchitectureP6
Instruction setx86
Extensions
Physical specifications
Transistors
Cores
  • 1
Socket
Products, models, variants
Models
  • A100 Series
  • EP80579 Series
  • Celeron M Series
  • Pentium M Series
History
PredecessorNetBurst
SuccessorEnhanced Pentium M
Support status
Unsupported
P6 Enhanced Pentium M
General information
Launched2006
Performance
Max. CPU clock rate1.06 GHz to 2.33 GHz
FSB speeds533 MT/s to 667 MT/s
Cache
L1 cache64 KB
L2 cache1 MB to 2 MB
2 MB (Xeon)
Architecture and classification
MicroarchitectureP6
Instruction setx86
Extensions
Physical specifications
Transistors
Cores
  • 1-2
Socket
Products, models, variants
Models
  • Celeron M Series
  • Pentium Dual-Core Series
  • Core Solo Series
  • Core Duo Series
  • Xeon LV Series
History
PredecessorPentium M
SuccessorIntel Core
Support status
Unsupported
NetBurst
General information
LaunchedNovember 20, 2000; 24 years ago (November 20, 2000)
Performance
Max. CPU clock rate1.3 GHz to 3.8 GHz
FSB speeds400 MT/s to 1066 MT/s
Cache
L1 cache8 KB to 16 KB per core
L2 cache128 KB to 2048 KB
L3 cache4 MB to 16 MB shared
Architecture and classification
MicroarchitectureNetBurst
Instruction setx86 (IA-32), x86-64 (some)
Extensions
Physical specifications
Transistors
Cores
  • 1-2 (2-4 threads with HT)
Sockets
Products, models, variants
Models
  • Celeron Series
  • Celeron D Series
  • Pentium 4 Series
  • Pentium D Series
  • Xeon Series
History
PredecessorP6
SuccessorsIntel Core
IA-64
Intel Core
General information
LaunchedJune 26, 2006; 18 years ago (June 26, 2006) (Xeon)
July 27, 2006; 18 years ago (July 27, 2006) (Core 2)
Performance
Max. CPU clock rate933 MHz to 3.5 GHz
FSB speeds533 MT/s to 1600 MT/s
Cache
L1 cache64 KB per core
L2 cache0.5 to 6 MB per two cores
L3 cache8 MB to 16 MB shared (Xeon 7400)
Architecture and classification
Technology node65 nm to 45 nm
MicroarchitectureCore
Instruction setx86-64
Instructionsx86, x86-64
Extensions
Physical specifications
Transistors
Cores
  • 1–4 (2-6 Xeon)
Sockets
Products, models, variants
Model
History
PredecessorsNetBurst
Enhanced Pentium M (P6)
SuccessorsPenryn (tick)
(a version of Core)
Nehalem (tock)
Support status
Unsupported
Penryn
General information
LaunchedNovember 2007; 17 years ago (November 2007)
Performance
Max. CPU clock rate1.06 GHz to 3.33 GHz
FSB speeds533 MT/s to 1600 MT/s
Cache
L1 cache64 KB per core
L2 cache1 MB to 12 MB unified
L3 cache8 MB to 16 MB shared (Xeon)
Architecture and classification
MicroarchitectureCore
Instruction setx86-64
Instructionsx86, x86-64
Extensions
Physical specifications
Transistors
Cores
  • 1-4 (2-6 Xeon)
Sockets
Products, models, variants
Model
  • P6 Family (Celeron, Pentium, Pentium Dual-Core, Core 2 range, Xeon)
History
PredecessorCore
SuccessorNehalem
Support status
Unsupported
Nehalem
General information
LaunchedNovember 11, 2008; 16 years ago (November 11, 2008)
Performance
Max. CPU clock rate1.06 GHz to 3.33 GHz
QPI speeds4.80 GT/s to 6.40 GT/s
DMI speeds2.50 GT/s
Cache
L1 cache64 KB per core
L2 cache256 KB per core
L3 cache2 MB to 24 MB shared
Architecture and classification
Technology node45 nm
MicroarchitectureNehalem
Instruction setx86-64
Instructionsx86, x86-64
Extensions
Physical specifications
Transistors
Cores
  • 2-6 (4-8 Xeon)
Sockets
Products, models, variants
Model
  • Pentium, Core, Core in and Xeon Series
History
PredecessorsCore (tock)
Penryn (tick)
SuccessorsWestmere (tick)
Sandy Bridge (tock)
Support status
Unsupported
Westmere
General information
LaunchedJanuary 7, 2010; 14 years ago (January 7, 2010)
Performance
Max. CPU clock rate1.06 GHz to 3.46 GHz
QPI speeds4.80 GT/s to 6.40 GT/s
DMI speeds2.50 GT/s
Cache
L1 cache64 KB per core
L2 cache256 KB per core
L3 cache2 MB to 30 MB shared
Architecture and classification
MicroarchitectureNehalem
Instruction setx86-64
InstructionsIA-32, x86-64
Extensions
Physical specifications
Transistors
Cores
  • 2-6 (4-10 Xeon)
GPUs533 MHz to 900 MHz
177M 45nm (K0)
Sockets
Products, models, variants
Model
  • Core in, Xeon
History
PredecessorNehalem
SuccessorSandy Bridge
Support status
Unsupported
Sandy Bridge
General information
LaunchedJanuary 9, 2011; 13 years ago (January 9, 2011)
DiscontinuedSeptember 27, 2013 [17]
Product code80619 (extreme desktop)
80620 (server LGA1356)
80621 (server LGA2011)
80623 (desktop)
80627 (mobile)
Performance
Max. CPU clock rate1.60 GHz to 3.60 GHz
DMI speeds5.00 GT/s GT/s
Cache
L1 cache64 KB per core
L2 cache256 KB per core
L3 cache1 MB to 8 MB shared
10 MB to 15 MB (Extreme)
3 MB to 20 MB (Xeon)
Architecture and classification
MicroarchitectureSandy Bridge
Instruction setx86-64
Instructionsx86, x86-64
Extensions
Physical specifications
Transistors
Cores
  • 1–4 (4-6 Extreme, 2-8 Xeon)
GPUsHD Graphics
650 MHz to 1100 MHz
HD Graphics 2000
650 MHz to 1250 MHz
HD Graphics 3000
650 MHz to 1350 MHz
HD Graphics P3000
850 MHz to 1350 MHz
Sockets
Products, models, variants
Model
History
PredecessorsNehalem (Tock)
Westmere (Tick)
SuccessorsIvy Bridge (Tick)
Haswell (Tock)
Support status
Unsupported
Ivy Bridge
Intel's internal Ivy Bridge logo[18]
General information
LaunchedApril 29, 2012; 12 years ago (April 29, 2012)
DiscontinuedJune 5, 2015; 9 years ago (June 5, 2015)
Marketed byIntel
Designed byIntel
Common manufacturer
CPUID code0306A9h
Product code80633 (extreme desktop)
80634 (server LGA1356)
80635 (server E5 LGA2011)
80636 (server E7 LGA2011)
80637 (desktop)
80638 (mobile)
Performance
Max. CPU clock rate1.4 to 4.1 GHz
DMI speeds5.00 GT/s
Cache
L1 cache64 KB per core
L2 cache256 KB per core
L3 cache2 to 8 MB shared
Architecture and classification
Technology nodeIntel 22 nm
MicroarchitectureSandy Bridge
Instruction setx86-64
Instructionsx86, x86-64
Extensions
Physical specifications
Transistors
  • 2.104B
Cores
  • 2–4 (Mainstream)
    2–15 (Xeon)
GPUsHD Graphics 2500
650 to 1150 MHz
HD Graphics 4000
350 to 1300 MHz
HD Graphics P4000
650 to 1250 MHz
Sockets
Products, models, variants
Models
Brand names
History
PredecessorSandy Bridge (Tock)
SuccessorHaswell (Tock/Architecture)
Support status
Unsupported
Haswell
A Haswell wafer with several dies, with a pin for scale
General information
LaunchedJune 4, 2013; 11 years ago (June 4, 2013)
CPUID code0306C3h
Product code
Cache
L1 cache64 KB per core
L2 cache256 KB per core
L3 cache2–45 MB (shared)
L4 cache128 MB of eDRAM (Iris Pro models only)
Architecture and classification
Technology node22 nm (Tri-Gate)
MicroarchitectureHaswell
Instruction setx86-64
Instructionsx86, x86-64
Extensions
Physical specifications
Cores
    • 2–4 (mainstream)
    • 6–8 (enthusiast)
    • 2–18 (Xeon)
GPUs
  • HD Graphics 4200
  • HD Graphics 4400
  • HD Graphics 4600
  • HD Graphics 5000
  • Iris 5100
  • Iris Pro 5200
Sockets
Products, models, variants
Model
    • Haswell
    • Haswell Refresh
    • Haswell-E
    • Haswell-EP
    • Haswell-EX
Brand name
    • Core i3
    • Core i5
    • Core i7
    • Xeon E3 v3
    • Xeon E5 v3
    • Xeon E7 v3
    • Pentium
    • Celeron
History
PredecessorsSandy Bridge (Tock)
Ivy Bridge (Tick)
SuccessorsBroadwell (Tick/Process)
Skylake (Tock)
Support status
Unsupported
Broadwell
General information
LaunchedOctober 27, 2014; 10 years ago (October 27, 2014)
DiscontinuedNovember 2018[19]
CPUID code0306D4h
Product code
  • 80658 (mainstream desktop/mobile, Xeon E3)
  • 80660 (Xeon E5)
  • 80669 (Xeon E7)
  • 80671 (enthusiast desktop)
  • 80674 (Xeon D)
  • 80682 (Xeon D, Hewitt Lake)
Cache
L1 cache64 KB per core
L2 cache256 KB per core
L3 cache2-6 MB (shared)
L4 cache128 MB of eDRAM (Iris Pro models only)
Architecture and classification
Technology node14 nm (Tri-Gate)
MicroarchitectureHaswell
Instruction setx86-64
Instructionsx86, x86-64
Extensions
Physical specifications
Cores
    • 2–4 (mainstream)
    • 6–10 (enthusiast)
    • 4–24 (Xeon)
GPUs
  • HD 5300
  • HD 5500
  • HD 5700P
  • HD 6000
  • HD 6100
  • HD 6200
  • HD 6300P
  • HD Graphics
Sockets
Products, models, variants
Brand name
History
Predecessors
SuccessorSkylake (Tock/Architecture)
Support status
Unsupported
Skylake
Intel Core i7-6700K with four physical cores
General information
LaunchedAugust 5, 2015; 9 years ago (August 5, 2015)
DiscontinuedMarch 4, 2019; 5 years ago (March 4, 2019) (desktop processors)
Marketed byIntel
Designed byIntel
Common manufacturer
CPUID code0406e3h, 0506e3h
Product code
  • 80662 (mainstream and mobile Xeon E3)
  • 80673 (enthusiast and server)
Performance
Max. CPU clock rateUp to 4.5 GHz
Cache
L1 cache64 KB per core
L2 cache256 KB per core
(1 MB per core for Skylake-X)
L3 cacheUp to 2 MB per core
(1.375 MB per core for Skylake-X)
L4 cache128 MB of eDRAM (on select models)
Architecture and classification
Technology node14 nm bulk silicon 3D transistors (Tri-Gate)
MicroarchitectureSkylake
Instruction setx86-64
Instructionsx86-64 (Intel 64)
Extensions
Physical specifications
Cores
  • 2–28
Sockets
Products, models, variants
Brand name
    • Core i3
    • Core i5
    • Core i7
    • Core i9
    • Core m3
    • Core m5
    • Core m7
    • Xeon
    • Celeron
    • Pentium
History
PredecessorBroadwell (Tick/Process)
Successors
Support status
Client: Legacy support for iGPU
Xeon E3: Legacy support for iGPU
Other Xeon: supported
Cannon Lake
General information
LaunchedMay 15, 2018; 6 years ago (May 15, 2018)
DiscontinuedFebruary 28, 2020; 4 years ago (February 28, 2020)
Marketed byIntel
Designed byIntel
Common manufacturer
Performance
Max. CPU clock rate3.2 GHz
Cache
L1 cache64 KB per core
L2 cache256 KB per core
L3 cache2 MB per core
Architecture and classification
Technology nodeIntel 10 nm (tri-gate) transistors
MicroarchitecturePalm Cove
Instruction setx86-64
Instructionsx86-64, Intel 64
Extensions
Physical specifications
Cores
  • 2
GPUFactory disabled
Socket
  • BGA 1440
Products, models, variants
Brand name
History
PredecessorsDesktop: Coffee Lake (2nd optimization)
Kaby Lake Refresh (2nd optimization)
SuccessorIce Lake (architecture)
Support status
Legacy support for iGPU
  1. ^ "CPU History - The CPU Museum - Life Cycle of the CPU". cpushack.com. Archived from the original on July 20, 2021. Retrieved September 6, 2021.
  2. ^ "1.5 µm lithography process - WikiChip". en.wikichip.org. Archived from the original on September 9, 2018. Retrieved January 21, 2019.
  3. ^ Ormsby, John, "Chip Design: A Race Worth Winning", Intel Corporation, Microcomputer Solutions, July/August 1988, page 18
  4. ^ a b "Product Change Notification #777" (PDF). Intel. February 9, 1999. Archived from the original (PDF) on January 27, 2000. Retrieved October 14, 2019.
  5. ^ "Pentium® Pro Processor at 150 MHz, 166 MHz, 180 MHz and 200 MHz" (PDF). Intel Corporation. November 1995. p. 1. Archived from the original (PDF) on April 2, 2016. {{cite web}}: |archive-date= / |archive-url= timestamp mismatch; April 12, 2016 suggested (help)
  6. ^ Shvets, Gennadiy (September 26, 2012). "Intel discontinues second-generation Core i5 and i7 CPUs". CPU World. Retrieved 2020-07-29.
  7. ^ "Origin of a Codename: Ivy Bridge". Intel Free Press. 19 April 2012. Archived from the original on 16 January 2014. Retrieved 16 January 2014.
  8. ^ Perillo, Ron (November 9, 2017). "Intel Broadwell-E CPUs Officially Discontinued". eTeknix. Retrieved 2020-07-29.
  9. ^ a b "Intel Core i7-6700K Processor (8M Cache, up to 4.20 GHz)". Ark.intel.com. Retrieved January 24, 2018.
  10. ^ a b Tom's Hardware: Skylake Xeon Platforms Spotted, Purley Makes A Quiet Splash At Computex. June 3, 2016
  11. ^ Cutress, Ian (August 5, 2015). "The Intel Skylake Mobile and Desktop Launch, with Architecture Analysis". AnandTech. Retrieved September 18, 2015.
  12. ^ a b Kirsch, Nathan (February 21, 2016). "Intel Cannonlake Added To LLVM's Clang – AVX-512". Legit Reviews. Archived from the original on 2016-10-23. Retrieved October 23, 2016.
  13. ^ "CPU History - The CPU Museum - Life Cycle of the CPU". cpushack.com. Archived from the original on July 20, 2021. Retrieved September 6, 2021.
  14. ^ "1.5 µm lithography process - WikiChip". en.wikichip.org. Archived from the original on September 9, 2018. Retrieved January 21, 2019.
  15. ^ Ormsby, John, "Chip Design: A Race Worth Winning", Intel Corporation, Microcomputer Solutions, July/August 1988, page 18
  16. ^ "Pentium® Pro Processor at 150 MHz, 166 MHz, 180 MHz and 200 MHz" (PDF). Intel Corporation. November 1995. p. 1. Archived from the original (PDF) on April 2, 2016. {{cite web}}: |archive-date= / |archive-url= timestamp mismatch; April 12, 2016 suggested (help)
  17. ^ Shvets, Gennadiy (September 26, 2012). "Intel discontinues second-generation Core i5 and i7 CPUs". CPU World. Retrieved 2020-07-29.
  18. ^ "Origin of a Codename: Ivy Bridge". Intel Free Press. 19 April 2012. Archived from the original on 16 January 2014. Retrieved 16 January 2014.
  19. ^ Perillo, Ron (November 9, 2017). "Intel Broadwell-E CPUs Officially Discontinued". eTeknix. Retrieved 2020-07-29.
  20. ^ Cutress, Ian (August 5, 2015). "The Intel Skylake Mobile and Desktop Launch, with Architecture Analysis". AnandTech. Retrieved September 18, 2015.