This article may need to be rewritten to comply with Wikipedia's quality standards. (January 2022) |
"Verilog HDL originated at Automated Integrated Design Systems (later renamed as Gateway Design Automation) in 1985. The company was privately held at that time by Dr. Prabhu Goel, the inventor of the PODEM (Path-Oriented Decision Making) test generation algorithm.[1] Verilog HDL was designed by Phil Moorby,[2] who was later to become the Chief Designer for Verilog-XL and the first Corporate Fellow at Cadence Design Systems. Gateway Design Automation grew rapidly with the success of Verilog-XL and was finally acquired by Cadence Design Systems, San Jose, CA in 1989."[3]
References
edit- ^ Goel's role in PODEM invention briefly described in Alberto Sangiovanni-Vincentelli. (November–December 2003) The Tides of EDA. IEEE Design and Test of Computers. p.62. Viewed 20 September 2006 at UC Berkeley web site Archived 2012-02-05 at the Wayback Machine.
- ^ Design Automation Conference. (2006). Awards (pdf).DAC web site Archived 2012-07-22 at the Wayback Machine p. 2
- ^ Verilog.com viewed 20 September 2006.
 | This article about an IT-related or software-related company or corporation is a stub. You can help Wikipedia by expanding it. |