File:Carry-select-adder-variable-size.png

Original file (1,787 × 407 pixels, file size: 51 KB, MIME type: image/png)

File information
Description

This is a diagram of a 16-bit carry select adder with chunk sizes 2-2-3-4-5. The lowest 2 bits do not need the muxing structure since its carry is already known. This break-up assumes that a mux delay is approximate to that of a full adder delay (which is very unlikely).

Source

Own work

Date

12 April 2009

Author

Quanticles (talk) (Uploads)

Permission
(Reusing this file)

See below.


Summary

edit

This is a diagram of a 16-bit carry select adder with chunk sizes 2-2-3-4-5. The lowest 2 bits do not need the muxing structure since its carry is already known. This break-up assumes that a mux delay is approximate to that of a full adder delay (which is very unlikely).

Licensing:

edit

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeThumbnailDimensionsUserComment
current22:22, 12 April 2009Thumbnail for version as of 22:22, 12 April 20091,787 × 407 (51 KB)Quanticles (talk | contribs)This is a diagram of a 16-bit carry select adder with chunk sizes 2-2-3-4-5. The lowest 2 bits do not need the muxing structure since its carry is already known. This break-up assumes that a mux delay is approximate to that of a full adder delay (whic

The following page uses this file: